Quantum error correction software and hardware for fault-tolerant quantum computing
Riverlane builds quantum error correction (QEC) technology—software decoders and proprietary hardware—that catches and fixes qubit errors at the scale required for practical quantum computers. The stack is heavy on FPGA tooling (Xilinx, Altera, Synopsys) and low-level systems work (SystemVerilog, C++, LLVM/MLIR), reflecting the hardware-close nature of the problem. Hiring leans engineering and research (27 and 11 roles respectively, mostly senior and staff), with active recruitment across UK, US, and Netherlands—a pattern typical of deep-tech companies scaling toward commercial partnerships.
Notable leadership hires: Director of Testing
Riverlane, founded in 2016 and based in Cambridge, develops QEC technology that identifies and corrects quantum computing errors at very high speed—millions to billions of times per second. The company works with quantum hardware manufacturers, government bodies, and high-performance computing centers. Their flagship project is the deltaflow QEC stack, a toolchain and runtime system designed to integrate error correction into quantum computers at scale. The team combines software engineers, quantum researchers, and hardware specialists to tackle the core challenge: making quantum computers reliable enough to run useful calculations.
Primarily FPGA tools (Xilinx, Altera, Synopsys), systems languages (C++, SystemVerilog, C), and compiler infrastructure (LLVM, MLIR). Linux, Bash, Python, Git, and Jira support development and operations.
The deltaflow QEC stack, high-performance quantum error correction decoders, runtime systems for fault-tolerant quantum computers, and integration toolchains for hardware partners. Active focus on testing frameworks and rapid prototyping.
Other companies in the same industry, closest in size