AI accelerator hardware design with RISC-V and advanced silicon manufacturing
Tenstorrent designs custom AI accelerator chips using RISC-V, Verilog, SystemVerilog, and Synopsys tools across an engineering-heavy org (133 of 154 roles). The project mix—CPU RTL, chiplet architectures, silicon bring-up, low-power design—reflects a company mid-cycle in bringing custom silicon to production. Pain-point clustering around signal integrity, power-performance optimization, and test cost reduction signals active foundry engagement and yield-hardening work.
Notable leadership hires: Emulation Validation Lead, CPU Physical Design Lead, Design Director
Tenstorrent builds custom AI accelerator processors for large-scale machine-learning inference and training workloads. Founded in 2016 and headquartered in Toronto with offices in Austin, Silicon Valley, Belgrade, Seoul, Tokyo, and Bangalore, the company operates as a systems-on-chip (SoC) design house, handling architecture, silicon implementation, and software compilation toolchains. The org spans 501–1,000 employees with deep expertise in computer architecture, ASIC design, RISC-V ISA, and neural network compilers. Hiring spans 10 countries and skews toward senior and staff-level engineers, reflecting the complexity of custom chip design.
Tenstorrent uses Verilog, SystemVerilog, VHDL, and Python for hardware design; PyTorch and TensorFlow for model validation; LLVM and MLIR for compiler infrastructure; and Synopsys VCS, Innovus, and Verilator for simulation and physical design.
Active projects include CPU RTL implementation, next-generation SoC chiplet architectures, silicon bring-up workflows, low-power high-speed design, bare-metal provisioning pipelines, and tt-forge (a compiler/framework component).
Other companies in the same industry, closest in size