深

深圳市吉芯微半导体有限公司 Tech Stack

Chip design and test services for semiconductor manufacturing

Semiconductor Manufacturing 深圳市, 广东省

吉芯微 operates in semiconductor design and chip testing, with a hardware-focused stack spanning Verilog, VHDL, ARM, RISC-V, and EDA tools (Cadence, Synopsys, Xilinx). The engineering-heavy organization is concentrated on test program development, yield optimization, and process iteration—priorities reflected in their active challenges around test-time reduction, defect prevention, and wafer-fab cycle acceleration. Minimal recent hiring velocity suggests either capacity constraints or a focus on execution over expansion.

Tech Stack 22 technologies

Core StackPython Linux Verilog Assembly C UVM ARM RISC-V USB TCL Xilinx Vivado Altera VHDL I2C Cadence Synopsys Tcl Perl Microsoft Project 8D Excel

What 深圳市吉芯微半导体有限公司 Is Building

◆Challenges

Reducing test time
Improving yield
Process iteration delays
Long wafer fabrication cycle
Technical bottlenecks
Preventing defect leakage
Maintaining customer satisfaction scores
Risk monitoring of rma and ppm
Yield improvement

▲Active Projects

Cp/ft test program development
Chip test plan formulation
Test hardware scheme design and verification
New process development and wafer fabrication
Mass production chip project
Wafer fab collaboration project
Customer audit improvement plan
Rma and ppm risk monitoring

Hiring Activity

Minimal10 roles · 0 in 30d

Department

Engineering

8

Sales

2

Seniority

Senior

5

Manager

2

Mid

2

Junior

1

Company intelligence

Find more companies like 深圳市吉芯微半导体有限公司 by tech stack, pain points and active projects

Get started free

About 深圳市吉芯微半导体有限公司

吉芯微 is a semiconductor services company based in Shenzhen, China. The company focuses on chip test, design validation, and manufacturing collaboration across process development, test hardware design, and mass-production projects. Their work spans CP/FT test programs, test plan formulation, and process optimization for yield and quality. The organization serves customers through design and testing services, with active involvement in wafer fabrication partnerships and quality improvement initiatives.

Headquarters深圳市, 广东省

Hiring MarketsChina

Frequently Asked Questions

What is 吉芯微's tech stack?

Hardware design and EDA tools: Verilog, VHDL, ARM, RISC-V, Cadence, Synopsys, Xilinx Vivado, Altera. Supporting tooling includes UVM, Python, TCL, Perl, and Linux.

What projects is 吉芯微 working on?

Chip test programs (CP/FT), test plan development, hardware design verification, new process development, mass production scaling, wafer fab collaboration, and yield/quality improvement.